1. Computer architecture: a quantitative approach;Hennessy,2002
2. Segars S. Low power design techniques for microprocessors. Proceedings of IEEE International Solid-State Circuits Conference, Feb 5–6, 2001, San Francisco, CA, USA. 2001: 4–10.
3. Albonesi D H. Selective cache ways: on-demand cache resource allocation. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-32), Nov 16–18, 1999, Haifa, Israel. 1999: 248–259.
4. Yang C L, Lee C H. Hotspot cache: joint temporal and spatial locality exploitation for I-cache energy reduction. Proceedings of the 2004 International Symposium on Low Power Electronics and Design (ISLPED'04), Aug 9–11, 2004, Newport Beach, CA, USA. 2004: 114–119.
5. A dynamically tunable memory hierarchy;Balasubramonian;IEEE Transactions on Computers,2003