1. Polymers in conventional and alternative lithography for the fabrication of nanostructures;Acikgoz;European Polymer Journal,2011
2. Effects of the physical parameter on gate all around FET;Agarwal;Sadhana—Academy Proceedings in Engineering Sciences,2019
3. Alamo, J.A. del, Cai, X., Lin, J., Lu, W., Vardi, A., Zhao, X., & Si. (2017). CMOS beyond Si: Nanometer-scale III–V MOSFETs. IEEE bipolar/BiCMOS circuits and technology meeting. .
4. Self-assembly as a key player for materials nanoarchitectonics;Ariga;Science and Technology of Advanced Materials,2019
5. Effect of gate engineering in JLSRG MOSFET to suppress SCEs: An analytical study;Bari;Physica E: Low-dimensional Systems and Nanostructures,2015