Author:
Chen Xiaodao,Huang Xiaohui,Xiang Yang,Zhang Dongmei,Ranjan Rajiv,Liao Chen
Funder
National Natural Science Foundation of China
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference20 articles.
1. C. Alpert, A. Devgan, S. Quay, Buffer insertion for noise and delay optimization, in: Proceedings of ACM/IEEE Design Automation Conference, 1998, pp. 362–367.
2. C. Alpert, M. Hrkic, S. Quay, A fast algorithm for identifying good buffer insertion candidate locations, in: Proceedings of International Symposium on Physical Design, 2006, pp. 47–52.
3. C. Chu, D. Wong, A new approach to simultaneous buffer insertion and wire sizing, in: Proceedings of the International Conference on Computer Aided Design, 1997, pp. 614–621.
4. An interconnect-centric design flow for nanometer technologies;Cong;Proc. IEEE,2001
5. J. Cong, T. Kong, D. Pan, Buffer block planning for interconnect-driven floorplanning, in: Proceedings of the International Conference on Computer Aided Design, 1999, pp. 358–363.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献