Author:
Ros Alberto,Fernández-Pascual Ricardo,Acacio Manuel E.,García José M.
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference33 articles.
1. An architecture for high-performance scalable shared-memory multiprocessors exploiting on-chip integration;Acacio;IEEE Transactions on Parallel and Distributed Systems,2004
2. A two-level directory architecture for highly scalable cc-NUMA multiprocessors;Acacio;IEEE Transactions on Parallel and Distributed Systems,2005
3. A. Agarwal, R. Simoni, J. Hennessy, M. Horowitz, An evaluation of directory schemes for cache coherence, in: 15th Int’l. Symposium on Computer Architecture, ISCA’88, 1988, pp. 280–289
4. A. Ahmed, P. Conway, B. Hughes, F. Weber, AMD opteron™ shared-memory MP systems, in: 14th HotChips Symposium, 2002
5. D. Chaiken, J. Kubiatowicz, A. Agarwal, LimitLESS directories: A scalable cache coherence scheme, in: Int’l Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS IV, 1991, pp. 224–234