Design and performance evaluation of Mesh-of-Tree-based hierarchical wireless network-on-chip for multicore systems-Reference-Cited by-同舟云学术

Design and performance evaluation of Mesh-of-Tree-based hierarchical wireless network-on-chip for multicore systems

Published:2019-01 Issue: Volume:123 Page:100-117
ISSN:0743-7315
Container-title:Journal of Parallel and Distributed Computing
language:en
Short-container-title:Journal of Parallel and Distributed Computing

Author:

Dehghani Abbas^ORCID,RahimiZadeh Keyvan^ORCID

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software

Reference45 articles.

1. A new power efficient high performance interconnection network for many-core processors;Al Faisal;J. Parallel Distrib. Comput.,2017

2. L. Benini, G. De Micheli, Networks on chip: A new paradigm for systems on chip design, in: Proc. -Design, Autom. Test Eur. DATE, IEEE Comput. Soc, 2002, pp. 418–419. http://dx.doi.org/10.1109/DATE.2002.998307.

3. A. Benjamin, Tree-Structured Small-World Connected Wireless Network-On-Chip with Adaptive Routing, Theses. (2013). https://ritdml.rit.edu/handle/1850/16216 (accessed September 6, 2017).

4. Optimal mutation rates for genetic search;Cervantes,2006

5. Performance evaluation and design trade-offs for wireless network-on-chip architectures;Chang;ACM J. Emerg. Technol. Comput. Syst.,2012

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Physical-Aware Framework for Memory Network Design Space Exploration;Proceedings of the 26th Asia and South Pacific Design Automation Conference;2021-01-18

2. Traffic-aware performance optimization in Real-time wireless network on chip;Nano Communication Networks;2020-11

3. A novel arbitration mechanism for crossbar switch in wireless network-on-chip;Cluster Computing;2020-09-12

4. A survey and taxonomy of congestion control mechanisms in wireless network on chip;Journal of Systems Architecture;2020-09

5. A design flow for an optimized congestion-aware application-specific wireless network-on-chip architecture;Future Generation Computer Systems;2020-05