Author:
Herbordt Martin C.,Cravy Jade,Zhang Honghai
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference37 articles.
1. Issues in the design of high performance SIMD architectures;Allen;IEEE Trans. Parallel Distrib. Systems,1996
2. B. Bishop, Y. Zhang, K. Acken, M. Irwin, R. Owens, Three dimensional graphics algorithms on the micro-grain array processor-II, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 204–208.
3. T. Blank, The MasPar MP-1 architecture, in: Proceedings of the 35th IEEE Computer Conference, 1990, pp. 20–24.
4. M. Bolotski, Abacus: a reconfigurable bit-parallel architecture for early vision, Ph.D. Thesis, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 1996.
5. A. Broggi, et al., A dedicated image processor exploiting both spatial and instruction-level parallelism, in: Proceedings of Computer Architectures for Machine Perception, 1997, pp. 106–115.