Author:
Zhang Yuanming,Xiao Gang,Baba Takanobu
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference25 articles.
1. The performance of spin lock alternatives for shared-memory multiprocessors;Anderson;IEEE Trans. Parallel Distrib. Syst.,1990
2. A general compiler framework for speculative multithreaded processors;Bhowmik;IEEE Trans. Parallel Distrib. Syst.,2004
3. S. Campanoni, T. Jones, G. Holloway, V.J. Reddi, G.Y. Wei, D. Brooks, HELIX: automatic parallelization of irregular programs for chip multiprocessing, in: Proc. of the 10th International Symposium on Code Generation and Optimization, 2012, pp. 84–93.
4. R. Cytron, DOACROSS: beyond vectorization for multi-processors, in: Proc. of the International Conference on Parallel Processing, 1986, pp. 836–844.
5. J. Dai, B. Huang, L. Li, L. Harrison, Automatically partitioning packet processing applications for pipelined architectures, in: Proc. of the ACM SIGPLAN Conf. on Programming Language Design and Implementation, 2005, pp. 237–248.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Chunking for Dynamic Linear Pipelines;ACM Transactions on Architecture and Code Optimization;2019-12-31
2. Load-balancing for load-imbalanced fine-grained linear pipelines;Parallel Computing;2019-07
3. Efficient and Scalable Execution of Fine-Grained Dynamic Linear Pipelines;ACM Transactions on Architecture and Code Optimization;2019-06-30
4. Unifying Fixed Code Mapping, Communication, Synchronization and Scheduling Algorithms for Efficient and Scalable Loop Pipelining;IEEE Transactions on Parallel and Distributed Systems;2018-09-01
5. Understanding Parallelization Tradeoffs for Linear Pipelines;Proceedings of the 9th International Workshop on Programming Models and Applications for Multicores and Manycores;2018-02-24