1. Synthesis of HDL code for FPGA design using system generator;Ain;Eur. J. Sci. Res.,2010
2. Automatic generation of FPGA-specific pipelined accelerators;Alias,2011
3. Nonsmooth H8 synthesis;Apkarian;IEEE Trans. Autom. Control,2006
4. FPGA automatic re-synchronisation for pipelined, floating point control systems applications;Apopei;Des. Autom. Embedded Syst.,2011
5. Krste Asanovic, Ras Bodik, Eric Brewer, Jim Demmel, Tony Keaveny, et al. The parallel revolution has started: are you part of the solution or part of the problem? UC Berkeley Par Lab, 2010.