1. Research challenges for on-chip interconnection networks;Owens;IEEE Micro.,2007
2. Networks on chips: a new SoC paradigm;Benini;Computer,2002
3. PCI-SIG, PCI Express Architecture, URL: http://www.pcisig.com.
4. International Technology Roadmap for Semiconductors, 2012 Edition, URL: http://www.itrs.net/.
5. J. Kye, Y. Woo, J. Zeng, H. Levinson, A. Wehbi, P. Hang, V. Ton-That, V. Kanagala, D. Yu, D. Blackwell, A. Beece, S. Gao, S. Thangaraju, R. Alapati, S. Samavedam, Challenges of analog and I/O scaling in 10 nm SoC technology and beyond, in: 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 18.3.1–18.3.4.