Author:
Hammoud Mohammad,Cho Sangyeun,Melhem Rami
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference30 articles.
1. L. Barroso, et al. Piranha: a scalable architecture based on single-chip multiprocessing, in: ISCA, May 2000.
2. Managing wire delay in large chip-multiprocessor caches;Beckmann;Micro,2004
3. C.M. Bienia, S. Kumar, J.P. Singh, K. Li, The PARSEC benchmark suite: characterization and architectural implications, PACT, October 2008.
4. A new solution to coherence problems in multicache systems;Censier;IEEE Trans. Comput.,1978
5. J. Chang, G.S. Sohi, Cooperative caching for chip multiprocessors, in: ISCA, June 2006.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献