Author:
Shriraman Arrvindh,Dwarkadas Sandhya,Scott Michael L.
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference49 articles.
1. C.S. Ananian, K. Asanovic, B.C. Kuszmaul, C.E. Leiserson, S. Lie, Unbounded transactional memory, in: Proc. of the 11th Intl. Symp. on High Performance Computer Architecture, San Francisco, CA, February 2005, pp. 316–327.
2. L. Baugh, N. Neelakantan, C. Zilles, Using hardware memory protection to build a high-performance, strongly atomic hybrid transactional memory, in: Proc. of the 35th Intl. Symp. on Computer Architecture, Beijing, China, June 2008.
3. Space/time trade-off in hash coding with allowable errors;Bloom;Communications of the ACM,1970
4. Subtleties of transactional memory atomicity semantics;Blundell;IEEE Computer Architecture Letters,2006
5. J. Bobba, K.E. Moore, H. Volos, L. Yen, M.D. Hill, M.M. Swift, D.A. Wood, Performance pathologies in hardware transactional memory, in: Proc. of the 34th Intl. Symp. on Computer Architecture, San Diego, CA, June 2007, pp. 32–41.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献