Author:
Frank T.,Moreau S.,Chappaz C.,Leduc P.,Arnaud L.,Thuaire A.,Chery E.,Lorut F.,Anghel L.,Poupon G.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference40 articles.
1. Kim JS et al., A 1.2V 12.8GB/s 2Gb mobile wide-I/O DRAM with 4×128 I/Os using TSV-BASED stacking. In: IEEE solid-state circuits conference digest of technical papers (ISSCC); 2011. p. 496–8.
2. Arnaud F et al. Technology-circuit convergence for full-SOC platform in 28 nm and beyond. In: IEEE international electron device meeting (IEDM); 2011. p. 15.7.1–4.
3. Jedec Standard – JESD229 - wide I/O single data rate; 2011.
4. Tanaka N et al. Mechanical effects of copper through-vias in a 3D die-stacked module. In: IEEE electronic components and technology conference (ECTC); 2002. p. 473–9.
5. Noritake C et al. thermal cycle reliability of 3D chip stacked package using Pb-free solder bumps: parameter study by FEM analysis. In: IEEE international conference on thermal, mechanical and multiphysics simulation and experiments in micro-electronics and micro-systems (EuroSime); 2006. p. 1–6.
Cited by
74 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献