1. R.N. Rountree, C. Duvvury, T. Maki, H. Stiegler, A process-tolerant input protection circuit for advanced CMOS processes, 1988 EOS/ESD Symposium Proceedings, EOS-10, pp. 201–205.
2. R.N. Rountree, ESD protection for submicron CMOS circuits: issues and solutions, 1988 IEDM Technical Digest, pp. 580–583.
3. C. Duvvury, T. Tayler, J. Lindgren, J. Morris, S. Kumar, Input protection design for overall chip reliability, 1989 EOS/ESD Symposium Proceedings, EOS-11, pp. 190–197.
4. C. Duvvury, R.N. Rountree, A synthesis of ESD input protection scheme, 1991 EOS/ESD Symposium Proceedings, EOS-13, pp. 88–97.
5. C.-Y. Wu, M.-D. Ker, C.-Y. Lee, J. Ko, L. Lin, A new on-chip ESD protection circuit with dual parasitic SCR structures for CMOS VLSI, Proceedings of 1991 IEEE Custom Integrated Circuits Conference, pp. 27.2.1–27.2.4.