Author:
Plessas F.,Davrazos E.,Alexandropoulos A.,Birbas M.,Kikidis J.
Subject
Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering
Reference22 articles.
1. Resource management and task partitioning and scheduling on a run-time reconfigurable embedded system;Guha;Comp Elect Eng,2009
2. Investigation of Low Cost Consumer Electronic System Using 1066-Mb/s DDR2 Interface Design, In: Proc. 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008;Chen,2008
3. Farrell T. Core Architecture Doubles MEM Data Rate, Electronic Engineering Times Asia (2005). Available from: .
4. A 1.8V 700-Mb/s/pin 512-Mb DDR-II SDRAM With On-Die Termination and Off-Chip Driver Calibration;Yoo;IEEE J Solid-State Circuits,2004
5. Matano T, Takai Y, Takahashi T, Sakito Y, Takaishi Y, Fujisawa H, Kubouchi S, Narui S, Arai K, Morino M, Nakamura M, Miyatake S, Sekiguchi T, Koyama K, Miyazawa K. A 1-Gb/s/pin 512-Mb DDRII SDRAM Using a Digital DLL and a Slew-Rate-Controlled Output Buffer, In: Proc. Symposium on VLSI Circuits, Digest of Technical Papers, VLSIC 2002, Honolulu, Hawaii, USA; 2002. p. 112–113.