1. Phase locking as a new approach for tuned integrated circuits;Grebene,1969
2. A wide-bandwidth low-voltage PLL for powerPC TM microprocessors;Alvarez;IEICE Trans Electron,1995
3. Principles of coherent communication;Viterbi,1966
4. A PLL clock generator with 5 to 110 MHz of lock range for microprocessors;Young;IEEE J Solid-State Circuit,1992
5. CMOS phase-locked-loop applications using the CD54/74HC/HCT4046a and CD54/74HC/HCT7046a;Austin,2002