1. High-speed signed multiplier for digital signal processing applications;Saokar,2012
2. Low power ALU design by ancient mathematics;Kumar,2010
3. A high-speed block convolution using ancient indian Vedic mathematics;Hanumantharaju,2007
4. Performance evaluation of FFT processor using conventional and Vedic algorithm;Prakash,2013
5. ASIC design of a high-speed low power circuit for factorial calculation using ancient Vedic mathematics;Saha;Microelectron J,2011