1. FPGA implementation of coding for minimizing delay and power in soc interconnects;Chintaiah,2018
2. Low power bus encoding schemes to minimization of cross talk in VLSI interconnects;Chintaiah;IJET,2018
3. A coding frame work for low power addresses and data busses;Prasad;IEEE Trans VLSI Syst,1999
4. Efficient on-chip crosstalk avoidance codec design;Duen;IEEE Trans VLSI Syst,2009
5. Transition reduction in memory buses using sector based encoding techniques;Aghaghiri;IEEE Trans Comput Aided Des Integr Circ Syst,2004