Design and simulation of a parallel adaptive arbiter for maximum CPU utilization using multi-core processors-Reference-Cited by-同舟云学术

Design and simulation of a parallel adaptive arbiter for maximum CPU utilization using multi-core processors

Published:2015-10 Issue: Volume:47 Page:51-68
ISSN:0045-7906
Container-title:Computers & Electrical Engineering
language:en
Short-container-title:Computers & Electrical Engineering

Author:

Akhtar M. Nishat,Mohamad-Saleh Junita,Sidek Othman

Funder

Institute of Postgraduate Studies

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering

Reference30 articles.

1. Experimental study of multithreading to improve memory hierarchy performance of multi-core processors for scientific applications;Bajrovic,2009

2. Power QUICC II pro family of communications processors: A broad range of advanced functionality in IP convergence;Dumitrescu;WSEAS Trans Electron,2006

3. Haraq: congestion-aware learning model for highly adaptive routing algorithm in on-chip networks;Ebrahimi,2012

4. Implementation of a fuzzy logic controller on an FPGA using VHDL;Singh,2003

5. An adaptive dynamic arbiter for multi-processor SoC;Xu,2007

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Multi-threadaed unbalanced power flow of large-scale networks with advanced bus classification;Computers and Electrical Engineering;2022-07

2. An Overview of Multi-Core Network-on-Chip System to Enable Task Parallelization Using Intelligent Adaptive Arbitration;Lecture Notes in Mechanical Engineering;2021

3. Token ring arbitration scheme for on-chip CDMA bus architectures;Microelectronics Journal;2020-12

4. Map-Reduce based tipping point scheduler for parallel image processing;Expert Systems with Applications;2020-01