1. Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation;Mukhopadhyay,2003
2. Parameter variations and impact on circuits and microarchitecture;Borkar,2003
3. Interfacing synchronous and asynchronous modules within a high-speed pipeline;Sjogren;IEEE Trans VLSI Syst,2000
4. Varipipe: low-overhead variable clock synchronous pipelines;Toosizadeh,2009
5. Garg M., Chai C., Bridges J. Adaptive clock generators systems and methods. In: US Patent application 2011/0140752 A1, Jun. 16. 2011.