An ultra-efficient design of fault-tolerant 3-input majority gate (FTMG) with an error probability model based on quantum-dots-Reference-Cited by-同舟云学术

An ultra-efficient design of fault-tolerant 3-input majority gate (FTMG) with an error probability model based on quantum-dots

Published:2023-09 Issue: Volume:110 Page:108865
ISSN:0045-7906
Container-title:Computers and Electrical Engineering
language:en
Short-container-title:Computers and Electrical Engineering

Author:

Ahmadpour Seyed-Sajad,Navimipour Nima Jafari,Kassa Sankit,Misra Neeraj Kumar^ORCID,Yalcin Senay

Funder

Ministry of Science and Technology

Ministry of Science and Technology, Taiwan

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering

Reference24 articles.

1. Efficient design of fault tolerant tiles in QCA;Sen,2014

2. On the reliability of majority logic structure in quantum-dot cellular automata;Sen;Microelectron J,2016

3. Towards the design of hybrid QCA tiles targeting high fault tolerance;Sen;J Comput Electron,2016

4. Novel efficient fault-tolerant full-adder for quantum-dot cellular automata;Farazkish;Int J Nano Dimens,2018

5. Temperature analysis for the asymmetric six-phase permanent magnet synchronous motor in healthy and fault-tolerant modes;Tang;IEEE Trans Ind Electron,2022

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A new nano-design of configurable logic module based on coplanar reversible adder and modified Fredkin gates using quantum technology;Journal of Applied Physics;2024-02-05

2. Designing an ultra-efficient Hamming code generator circuit for a secure nano-telecommunication network;Microprocessors and Microsystems;2023-11