1. A jitter suppression technique for a 2.48832Gb/s clock and data recovery circuit;Ishii;IEEE Trans Circ Sysytem-II: Analog Dig Sig Proc,2002
2. A low-noise phase-locked loop design by loop bandwidth optimization;Lim;IEEE J Solid State Circ,2000
3. A 900-Mb/s CMOS data recovery DLL using half–frequency clock;Maillard;IEEE J Solid State Circ,2002
4. CMOS circuit design, layout and simulation;Jacob Baker,1998
5. ITU-T Recommendation G.958, Geneva, Switzerland, “Digital line systems based on the synchronous digital hierarchy for use on optical fiber cables”.