The Verus language: representing time efficiently with BDDs-Reference-Cited by-同舟云学术

The Verus language: representing time efficiently with BDDs

Published:2001-02 Issue:1 Volume:253 Page:95-118
ISSN:0304-3975
Container-title:Theoretical Computer Science
language:en
Short-container-title:Theoretical Computer Science

Author:

Campos Sérgio Vale Aguiar,Clarke Edmund

Publisher

Elsevier BV

Subject

General Computer Science,Theoretical Computer Science

Reference26 articles.

1. R. Alur, C. Courcourbetis, D. Dill, Model-checking for real-time systems, Proc. 5th Symp. on Logics in Computer Science, 1990, pp. 414–425.

2. Automata for modeling real-time systems;Alur,1990

3. The ESTEREL synchronous programming language: design, semantics, implementation;Berry;Sci. Comput. Programm.,1992

4. A timed full LOTOS with time/action tree semantics;Bolognesi,1994

5. J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill, J. Hwang, Symbolic model checking: 1020 states and beyond. 5th Symp. on Logics in Computer Science, 1990.

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Formal Verification and Validation of ERTMS Industrial Railway Train Spacing System;Computer Aided Verification;2012

2. Modeling of Real-Time System Designs for Parametric Analysis;2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications;2010-08

3. Schedulability Analysis of Global Fixed-Priority or EDF Multiprocessor Scheduling with Symbolic Model-Checking;2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC);2008-05

4. Efficient timed model checking for discrete-time systems;Theoretical Computer Science;2006-03

5. Symbolic Model Checking for Simply-Timed Systems;Formal Techniques, Modelling and Analysis of Timed and Fault-Tolerant Systems;2004