1. R. Rajsuman, System-on-a-Chip: Design and Test, Artech House, Inc. Norwood, MA, USA, 2000.
2. J. Isoaho, Interconnect-Centric Design for Advanced SoC and NoC, 2004.
3. S.W. Jeong, IP strategies for SoC design, Synopsys Journal, 2004.
4. Linear-Programming-Based Techniques for Synthesis of Network-on-Chip Architectures;Krishnan Srinivasan;IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,2006
5. A. Jalabert, S. Murali, L. Benini and G. De Micheli, A tool for instantiating application specific networks on chip, Design, Automation and Test,XpipesCompiler, Design, Automation and Test in Europe Conference and Exhibition, 2004.