1. KamarajuDesign of high performance IEEE-754 single precision (32 bit) floating point adder using VHDL;Preethi sudha Gollamudi;IJERT,2013
2. IEEE standard for floating-point arithmetic(IEEE STD 754-2008),revision of IEEE std 754-1985.august (2008).
3. Loucas Louca, Todd A cook and William H. Johnson, “Implementation of IEEE single precision floating point addition and multiplication on FPGAs,”©1996 IEEE.
4. Ali malik, Soek bum ko, “Effective implementation of floating point adder using pipelined LOP in FPGAss,” ©2010 IEEE.