1. Synthesis and Optimization of Digital Circuits;De Micheli,1994
2. High Level Synthesis: Introduction to chip and System Design;Gajski,1992
3. A formal approach to the scheduling problem in high level synthesis;Hwang;In: IEEE Trans. on Computer-Aided Design. Feb,1991
4. Force-directed scheduling in automatic data path synthesis;Paulin;In: Proc. of the 24th ACM/IEEE Conference on Design Automation.,1987
5. Force-directed scheduling for the behavioral synthesis of ASIC's;Paulin;In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.,1989