1. Xu, Jing et al.,2005, “A methodology for design, modeling and analysis for network-on-chip,” in Proc. IEEE International Symposium on Circuits and Systems, pp.1778-1781.
2. W. Tsai et al., 2011, “A fault-tolerant NoC scheme using bidirectional channel”, in Proc. DAC, pp.918-923.
3. E. Rijpkema et al., 2003, “Trade offs in the design of a router with both guarantee and best-effort services for networks on chip”, in Proc. DATE’03, pp. 350-355.
4. M. Cuviello et al., 1991, “Fault modeling and simulation for crosstalk in system-on-chip interconnects”, in Proc. ICCAD, pp.297-303.
5. M.H. Neishaburi et al., 2007, “HW/SW architecture for soft-eError calculation in real-time operating system”, Journal of the Institute of Electronics, Information and Communication Engineers, Vol. 4, No. 23, pp. 755-761.