Author:
Cudennec Loïc,Goubier Thierry
Reference28 articles.
1. The kalray mppa 256 manycore processor. Kalray S.A. http://www.kalray.eu/.
2. The tera-scale architecture project (tsar). Bull and LIP6. https://www-soc.lip6.fr/trac/tsar.
3. adapteva Inc. A 1024-core 70 gflop/w floating point manycore microprocessor. In Proceedings of the 15th Annual Workshop on High Performance Embedded Computing, HPEC 2011, Lexington, Massachusetts, USA, September 2011.
4. Pascal Aubry, Pierre-Edouard Beaucamps, Fŕed́eric Blanc, Bruno Bodin, Sergiu Carpov, Löıc Cudennec, Vincent David, Philippe Doŕe, Paul Dubrulle, Benôıt Dupont De Dinechin, Fran¸cois Galea, Thierry Goubier, Michel Harrand, Samuel Jones, Jean-Denis Lesage, St́ephane Louise, Nicolas Morey Chaisemartin, Thanh Hai Nguyen, Xavier Raynaud, and Renaud Sirdey. Extended Cyclostatic Dataflow Program Compilation and Execution for an Integrated Manycore Processor. In Alchemy 2013 - Architecture, Languages, Compilation and Hardware support for Emerging ManYcore systems, volume 18, pages 1624-1633, Barcelona, Espagne, June 2013.
5. A parallel machine for multiset transformation and its programming style;Banâtre;Future Generation Computer Systems,1988