1. Design Enablement and Design-Centric Assessment of Future Semiconductor Technologies;Abou Ghaida,2010
2. 45nm high-k+ metal gate strain-enhanced transistors;Auth,2008
3. Layout decomposition and legalization for double-patterning technology;Ghaida;IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2013
4. A Novel Line Encoding Technique for Pattern Matching, Engineering Research Journal;Ibraheem,2015
5. Seeing double;Mack;IEEE Spectr.,2008