Author:
Abbasian Sadegh,Farjah Ebrahim
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference6 articles.
1. Amerasekera A, Ramaswamy S, Chang M, Duvvury C. Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations. In: Proc. IEEE IRPS 1996. p. 318–27
2. Mergens M, Wilkening W, Mettler S, Wolf H, Fichtner W. Modular approach of high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior. In: Proc. IEEE IRPS 1999. p. 167–78
3. Modeling of parasitic transistor-induced drain breakdown in MOSFETS;Wong;IEEE Trans. Electron Dev.,1996
4. Fischer C, Habos P, Heinreichsberger O, Kosina H, Lindorfer Ph, Pichler P, et al. MINIMOS 6.1 User’s Guide, Technical University Vienna, 1999
5. A physically based drain avalanche model for MOSFETs;Wong;IEEE Trans. Electron Dev.,1995
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献