1. A linear-array WSI architecture for improved yield and performance;Horst,1990
2. An approach to highly-integrated, computer-maintained cellular arrays;Manning;IEEE Trans. Compt.,1977
3. Wafer scale integration: A fault-tolerant procedure;Aubusson;IEEE J. Solid-State Circuits,1978
4. A reconfigurable and fault-tolerant VLSI multi-processor array;Koren,1981
5. Percolation theory for switchless wafer-scale arrays;Schellenberg;Ph.D Thesis, University of Manitoba,1990