1. Implementation of fast radix-10 BCD multiplier in FPGA;Kumar;Indian J. Sci. Technol.,2015
2. Power consumption analysis of BCD adder using xpower analyzer on VIRTEX FPGA;Verma;Indian J. Sci. Technol.,2015
3. Symmetrical, low-power, and high-speed 1-bit full adder cells using 32nm carbon nanotube field-effect transistors technology;Shafiabadi;Int. J. Eng.,2015
4. M. Ehsanpour, P. Moallem, & A. Vafaei, Design of a novel reversible multiplier circuit using modified full adder. in: Proceedings of International Conference on Computer Design and Applications, ICCDA 2010 (Vol. 3). 〈https://doi.org/10.1109/ICCDA.2010.5540792〉, 2010.
5. S.H. Amer, A.S. Emara, R.M. El-Din, M.M. Fouad, A.H. Madian, H.H. Amer, … H.H. Draz, Testing current mode two-input logic gates. In Canadian Conference on Electrical and Computer Engineering. Institute of Electrical and Electronics Engineers Inc., 〈https://doi.org/10.1109/CCECE.2014.6901052〉, 2014.