A methodology for speeding up loop kernels by exploiting the software information and the memory architecture-Reference-Cited by-同舟云学术

A methodology for speeding up loop kernels by exploiting the software information and the memory architecture

Published:2015-04 Issue: Volume:41 Page:21-41
ISSN:1477-8424
Container-title:Computer Languages, Systems & Structures
language:en
Short-container-title:Computer Languages, Systems & Structures

Author:

Kelefouras Vasilios^ORCID,Kritikakou Angeliki,Goutis Costas

Funder

European Union (European Social Fund – ESF)

National Strategic Reference Framework (NSRF)

Publisher

Elsevier BV

Subject

Computer Networks and Communications,Software

Reference55 articles.

1. Simplescalar;Austin;Computer,2002

2. Register allocation with instruction scheduling;Pinter;J Prog Lang,1996

3. Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach;Shobaki;ACM Trans Archit Code Optim,2008

4. Compiler transformations for high-performance computing;Bacon;ACM Comput Surv,1994

5. Granston E, Holler A. Automatic recommendation of compiler options. In: Proceedings of the workshop on feedback-directed and dynamic optimization (FDDO); 2001. p. 14–23.

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Analyzing time-dimension communication characterizations for representative scientific applications on supercomputer systems;Frontiers of Computer Science;2019-07-16

2. Combining Software Cache Partitioning and Loop Tiling for Effective Shared Cache Management;ACM Transactions on Embedded Computing Systems;2018-05-31

3. A methodology pruning the search space of six compiler transformations by addressing them together as one problem and by exploiting the hardware architecture details;Computing;2017-01-09