1. Defect and fault tolerance;DeHon,2008
2. International technology roadmap for semiconductors, recomendations, 2001. http://public.itrs.net/
3. S. Zhang, M. Choi, N. Park, Defect characterization and yield analysis of array-based nanoarchitecture, in: 4th IEEE Conference on Nanotechnology, 2004, pp. 50–52
4. Intelligible test techniques to supporterror-tolerance;Breuer,2004
5. T.-Yu Hsieh, K.-Jong Lee, M. Breuer, Reduction of detected acceptable faults for yield improvement via error-tolerance, in: Proceedings of the conference on Design, automation and test in Europe, Nice, France, 2007, pp. 1599–1604