Estimating interlock and improving balance for pipelined architectures-Reference-Cited by-同舟云学术

Estimating interlock and improving balance for pipelined architectures

Author:

Callahan David,Cocke John,Kennedy Ken

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software

Reference20 articles.

1. Improving the performance of virtual memory computers;Abu-Sufah,1978

2. A catalogue of optimizing transformations;Allen,1972

3. Automatic decomposition of scientific programs for parallel processing;Allen,1987

4. PFC: A program to convert Fortran to parallel form;Allen,1982

5. Vector register allocation;Allen,1986

Cited by 71 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Performance Analysis with Unified Hardware Counter Metrics;2022 IEEE/ACM International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS);2022-11

3. Enabling Cache Aware Roofline analysis with Portable Hardware Counter Metrics;2021 International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS);2021-11

4. IOOpt: automatic derivation of I/O complexity bounds for affine programs;Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation;2021-06-18

5. Measuring Cache Complexity Using Data Movement Distance (DMD);2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2021-06