1. Bit Level pipelined digit serial array processors;Aggoun;IEEE Trans. Circuits and Systems,1998
2. VLSI generalised digit serial architecture for multiplication, division and square root;Bashagha;Signal Process.,1999
3. A.E. Bashagha, Novel radix-2k division algorithm, IEEE International Symposium on Circuits, and Systems, ISCAS’01, Sydney, Australia, 6–9 May 2001, pp. IV-318–321.
4. Digital Computer Arithmetic: Design and Implementation;Cavanagh,1985
5. Systematic design of high-speed and low-power digit serial multipliers;Chang;IEEE Trans. Circuits and Systems,1998