Author:
Kumar Maurya Ravindra,Kumar Vivek,Devnath Radhe G.,Saha Rajesh,Bhowmick Brinda
Funder
National Institute of Technology, Silchar
Reference33 articles.
1. The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance;Skotnicki;IEEE Circuits Devices Mag.,2005
2. F. Bal estra, Silicon-on-Insulator Devices. Wiley, 2014.
3. V. Jaju, V. Dalal, Silicon-on-insulator technology, in: EE 530 Advances in MOSFETs, 2004, pp. 1–12.
4. Comparison of SOI versus bulk FinFET technologies for 6T-SRAM voltage scaling at the 7-/8-nm node;Zhang;IEEE Trans. Electron Devices,2017
5. K. Uchida, J. Koga, S.-I. Takagi, Experimental study on carrier transport mechanisms in double- and single-gate ultrathin-bodyMOSFETs - Coulomb scattering, volume inversion, and δTSOI -induced scattering, in: Proc. IEEE Int. Electron Devices Meeting,Washington, DC, USA, 2003, pp. 33.5.1–33.5.4. doi: 10.1109/IEDM.2003.1269402.