1. Logic in Computer Science: Modelling and reasoning about systems;Huth,2004
2. Formal software verification: Model checking and theorem proving;Ouimet,2007
3. Simulink design verifier-applying automated formal methods to simulink and stateflow;Hamon,2008
4. Easy approach to requirements syntax (EARS);Mavin,2009
5. Liliegard, M. and Nilsson, V., 2014. Model-based testing with Simulink design verifier.