1. T. Golonek and D. Grzechca and J. Rutkowski. (2010). Analog IC Fault Diagnosis by Means of Supply Current Monitoring in Test Points Selected Evolutionarily, Proc. ICSES 2010, pp. 397-400, Poland.
2. T. Golonek and P. Jantos and J. Rutkowski. (2011). An Analogue Electronic Circuits Specification Driven Testing with the Use of Time Domain Response’s Features, Mixed Design of Integrated Circuits and Systems, Poland.
3. S. Zheng, L. He (2007) The MixedSignal Design of PLL with CMOS Technology. Internationa Symposium on Signals, Systems and Electronics, pp. 359-362. Montreal
4. R. Baker, H. Li. (1998). CMOS Circuit Design, Layout and Simulation. 1st ed. New York: Wily-Interscience, pp. 373-384. New York
5. R. Tonietto, E. Zuffetti, R. Castello. (2006). A 3 MHz Bandwidth Low Noise RF ALL Digital PLL with 12 ps Resolution Time to Digital Converter, ESSCIRC, pp. 150-153