1. Tool capacity planning in semiconductor manufacturing;Çatay;Computers & Operations Research,2003
2. A wip balancing procedure for throughput maximization in semiconductor fabrication;Chung;IEEE Transactions on semiconductor manufacturing,2009
3. Chung, Y.H., Park, S.C., Kim, B.H., and Seo, J.C. (2014). Due date control in order-driven fab with high priority orders. In Simulation Conference (WSC), 2014 Winter, 2544–2551. IEEE.
4. DeJong, C.D. and Wu, S.P. (2002). Material handling: simulating the transport and scheduling of priority lots in semiconductor factories. In Proceedings of the 34th conference on Winter simulation: exploring new frontiers, 1387–1391. Winter Simulation Conference.
5. Trade-offs in cycle time management: hot lots;Ehteshami;IEEE Transactions on Semiconductor Manufacturing,1992