1. J.-L. Baer, W.-H. Wang, Architectural choices for multilevel cache hierarchies, in: Proceedings of the International Conference on Parallel Processing, August 1987, pp. 258–261
2. T.-F. Chen, Data prefetching for high-performance processors, Ph.D. Thesis, Department of Computer Science and Engineering, University of Washington, 1993
3. Sequential hardware prefetching in shared-memory multiprocessors;Dahlgren;IEEE Transactions on Parallel and Distributed Systems,1995
4. F. Dahlgren, P. Stenström, Evaluation of hardware-based stride and sequential prefetching in shared-memory multiprocessors, in: Proceedings of the International Conference on High-Performance Computer Architecture, January 1995, pp. 68–77
5. A Retargetable C Compiler: Design and Implementation;Fraser,1995