Author:
Basha D. Khalandar,Reddy A. Pulla,Raju Rollakanti,Reddy G. Srinivas
Reference7 articles.
1. M. Powell, S. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar, “Gated-Vdd: a circuit technique to reduce leakage in deepsubmicron cache memories”, in Proceedings of the IEEE Symposium on Low Power Electronics and Design (ISLPED ’00), pp. 90–95, July 2000.
2. Leakage control with efficient use of transistor stacks in single thresholdCMOS;Johnson;IEEE Transactions on VLSI Systems,2002
3. 1-V power supply high-speed digital circuit technology with multi threshold-voltage CMOS;Mutoh;IEEE Journal of Solid-State Circuits,1995
4. Design and optimization of dual-threshold circuits for lowvoltagelow-power applications;Wei;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,1999
5. J.W. Chun and C. Y. R. Chen, “A novel leakage power reduction technique for CMOS circuit design”, in Proceedings of the International SoC Design Conference (ISOCC ’10), pp. 119–122, November 2010.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献