Author:
Kumar N. Praveen,Charles B. Stephen,Sumalatha V.
Reference19 articles.
1. Strategies & Methodologies for low Power VLSI Designs: A Review (IJAET-2011).
2. Peiyi Zhao, Jason McNeely, Weidong Kuang, Nan Wang, and Zhongfeng Wang,“Design of Sequential Elements for Low Power Clocking System” in IEEE VLSI Systems, vol. 19, no. 5, May 2011.
3. Farzan Fallah, Massoud Pedram “Standby and Active Leakage Current Control and Minimization” in CMOS. VLSI Circuits”.
4. Kanika Kaur, Arti Noor, “CMOS Low Power Cell Library for Digital Design”in International Journal VLSICS Vol.4, No.3, June 2013.
5. Kaushik Roy, Saibal Mukhopadhyay and hamid mahmoodi-meimand “Leakage Current Mechanisms and LeakageReduction Techniques in Deep-Submicrometer CMOS Circuits”in IEEE, Vol. 91, no. 2, Feb 2003.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Power Optimization of KNN Algorithm Based on FPGA;2021 4th International Iraqi Conference on Engineering Technology and Their Applications (IICETA);2021-09-21