Author:
Periyasamy M.,Gandhi Mahendran,Sakthivel B.,Murugeswari S.
Reference18 articles.
1. Energy-efficient soft-error tolerant digital signal processing;Shim;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2006
2. R. Hedge, N.R. Shanbhag, Energy-efficient signal processing via algorithmic noise-tolerance, in Proc. IEEE Int. Symp. Low PowerElectron. Des. (1999) 30–35.
3. Y.-M. Hsu, E.E. Swartzlander Jr., VLSI concurrent error correcting adders and multipliers, Proc. 1993 IEEE Int'l Workshop Defect and Fault Tolerance in VLSI Systems (1993) 287–294.
4. W.L. Gallagher, E.E. Swartzlander, Fault-tolerant Newton-Raphsonand Goldschmidt dividers using time shared TMR, IEEE Trans. Comput. 49(6) (Jun 2000).
5. A 16-bit self-testing multiplier;Rainard;IEEE J. Solid-State Circuits,1981
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献