1. A. Khursheed, K. Khare, Nano Interconnects: Device Physics, Modeling and Simulation, first ed., CRC Press, 2021. https://doi.org/10.1201/9781003104193.
2. CMP fill synthesis: A survey of recent studies;Kahng;IEEE TCAD,2008
3. Optimized buffer insertion for efficient interconnects designs;Khursheed;Int. J. Numer. Modell.-electron. Netw. Dev. Fields,2020
4. W.-S. Lee, K.-H. Lee, J.-K. Park, T.-K. Kim, Y.-K. Park, J.-T. Kong, Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling, in: Proc. ISQED, 2003, pp. 373–376.
5. Performance tuning of very large scale integration interconnects integrated with deep sub Micron repeaters;Khursheed;J. Nanoelectron. Optoelectron.,2018