1. Low-power design techniques for high-performance CMOS adders;Ko;IEEE Trans. Very Large Scale Integr (VLSI) Syst., Jun.,1995
2. Performance analysis of low power 1-bit CMOS full adder cells;Shams;IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Feb.,2002
3. Analysis and comparison on full adder block in submicron technology;Alioto;IEEE Trans. Very Large Scale (VLSI) Syst., Dec.,2002
4. Circuit and architecture trade-offs for high-speed multiplication;Song;IEEE J. Solid-State Circuits,1991
5. Low Power Digital CMOS Design;Chandrakasan,1995