1. A new Approach to Hierarchical and Statistical Timing Simulations;Benkoski;IEEE Trans. Computer Aided Design,1987
2. Power Consumption Estimation using Statistical Signal Properties;Röthig,1992
3. Pearl: A CMOS Timing Analyzer;Cherry,1988
4. Explicit Formulation of Delays in CMOS Data Paths;Deschacht;IEEE Journal of Solid State Circuits,1988
5. TAS: An Accurate Timing Analyser for CMOS VLSI;Hajjar,1991