Author:
Aude J.S.,Lopes Filho E.P.,Martins M.F.,Pinto S.B.
Reference7 articles.
1. An Algorithm for Path Connections and its Applications;Lee;IRE Trans. on CAD,1961
2. A Hardware Router;Breuer;Journal of Digital Systems,1981
3. A Parallel Bit Map Processor Architecture for DA Algorithms;Blank,1981
4. A Class of Array Architectures for Hardware Grid Routers;Iosupovici;IEEE Trans. on CAD,1986
5. An ISMA Lee Router Accelerator;Ryan;IEEE Design and Test of Computers,1987
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. AI-Optimized Placement and Routing for PCB Design;2024 Ninth International Conference on Science Technology Engineering and Mathematics (ICONSTEM);2024-04-04