Funder
European Research Council
Reference19 articles.
1. Disch S, Scholl C. Combinational equivalence checking using incremental SAT solving, output ordering, and resets. In: Asia and South Pacific Design Automation Conference. 2007, p. 938–43.
2. Marques-Silva Ja, Glass T. Combinational equivalence checking using satisfiability and recursive learning. In: Design, Automation and Test in Europe. 1999.
3. Equivalence checking of digital circuits: fundamentals, principles, methods;Molitor,2010
4. Jha S, Lu Y, Minea M, Clarke EM. Equivalence checking using abstract BDDs. In: Int’l Conference on Comp. Design. 1997.
5. Model checking;Clarke,2018
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. SyReC Synthesizer: An MQT tool for synthesis of reversible circuits;Software Impacts;2022-12
2. Quantum Neural Network Compression;Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design;2022-10-30