1. 197: Advanced encryption standard (aes);Pub;Federal Inform. Process. Standards Publication,2001
2. A 21.54 gbits/s fully pipelined aes processor on fpga;Hodjat,2004
3. Efficient implementation of rijndael encryption in reconfigurable hardware: improvements and design tradeoffs;Standaert,2003
4. High-speed vlsi architectures for the aes algorithm;Zhang;IEEE Trans. Very Large Scale Integration (VLSI) Syst.,2004
5. An fpga-based performance analysis of the unrolling, tiling, and pipelining of the aes algorithm;Saggese,2003