1. LIP6, BULL, TSAR (Tera-Scale Architecture), (https://www-soc.lip6.fr/trac/tsar).
2. Extending amdahlś law for energy-efficient computing in the many-core era;Woo,2008
3. A generic architecture for on-chip packet-switched interconnections;Guerrier,2000
4. Networks on chips: a new soc paradigm;Benini;Computer,2002
5. A distributed run-time environment for the kalray mppa®-256 integrated manycore processor;de Dinechin;Procedia Comput. Sci.,2013